

Notice of References Cited

Application/Control No.

10/052,306

Applicant(s)/Patent Under
Reexamination
KAWANO ET AL.

Examiner

Erik Kielin

Art Unit

2813

Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-4,552,783 A	11-1985	Stoll et al.	438/677
	B	US-4,913,929 A	04-1990	Moslehi et al.	427/564
	C	US-5,502,005 A	03-1996	Mikagi, Kaoru	438/643
	D	US-5,563,090 A	10-1996	Lee et al.	438/398
	E	US-5,622,888 A	04-1997	Sekine et al.	438/398
	F	US-5,633,201 A	05-1997	Choi, Kyeong K.	438/620
	G	US-6,087,257 A	07-2000	Park et al.	438/675
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Wolf, Silicon Processing for the VLSI Era, Vol. 2-Process Integration, Lattice Press: Sunset Beach CA, 1990, pp. 245-252.
	V	
	W	
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.